Course Title	Computer Organization and Architecture			
Course Code	ACOE201			
Course Type	Compulsory			
Level	Bachelor (1st Cycle)			
Year / Semester	3 (Fall)			
Teacher's Name	Costas Kyriacou, Konstantinos Tatas			
ECTS	5 Lectures / 3 Laboratories / week 2			
Course Purpose	This course aims to introduce students to computer organization and architecture with emphasis on the instruction set architecture, the CPU datapath units, the operation of a single cycle and a multi-cycle CPU, the semiconductor memory technologies, the memory hierarchy and the Input/Output system.			
Learning Outcomes	 By the end of the course, the students are expected to: 1. describe the instruction execution cycle with reference to the flow of information at the register level, and analyze typical Instruction Set Architectures with respect to the machine code size, number of operands, addressing modes and branch types; 2. design the basic units of a CPU datapath, such as the ALU and the register file; 3. describe the internal structure and analyze the operation of a CPU datapath and design a simple single-cycle and a multi-cycle non-pipelined CPU; 4. Describe the internal structure of the types of semiconductor memory devices, evaluate them with respect to memory capacity, speed and power consumption, and design simple memory modules with word size and address size expansion; 5. explain how the memory wall problem affects the performance of a computer and how cache memory exploits locality to reduce the memory wall problem; 6. describe the operation and evaluate the performance of the common cache memory mapping methods, cache replacement policies and write policies; 7. justify the need for virtual memory and outline the function of virtual memory mechanisms; 8. outline and compare the mechanisms for I/O communication and data transfers; 			

	 9. write assembly language code segments and use computer tools to debug them and analyze their operation; 10. use EDA tools and FPGA boards to design, simulate, verify, implement and test the operation of datapath units and memory devices. 		
Prerequisites	ACOE161, ASCS182	Co-requisites	None
Course Content	 unsigned arithmetic of fractional numbers and Introduction and Inselflow of information at Set Architectures, inselective machine la languages. CPU design basics: circuits. Register transimplementation. Single Semiconductor Merridevices, signals and ROM and RAM (dyna addressing. Memory te Memory Hierarchy: The Cache memory organ policies. Cache perfor Input/Output: I/O in communication and caccess and interrupts. Laboratory Work: Prassemblers and simu Part 2: Individual or scommon FPGA board 	operations on binar d the floating point re- struction Set Archit the register level. P truction formats and anguage, assembly : Datapaths, register sfer operations and e-cycle and multi-cyc hory: Internal structu basic characteristic amic and static). Me echnologies. The memory wall pro- ization and mapping mance metrics. Virtu- terfacing and addu data transfers: progr Part 1: Assembly la lators to analyze the mall group experime ls. Experiments inclu- ypical CPU such as	Bectures: Instruction cycle and Performance issues. Instruction instruction decoding. Relation y language and high level er files, ALU, shift and rotate micro-operations. Control unit cle non-pipelined CPU design. ure of semiconductor memory es. Types of memory devices, emory expansion and memory oblem and the locality principle.
Teaching Methodology	The taught part of course is delivered to the students by means of lectures, conducted with the help of computer presentations. Lecture notes and presentations are available for students to use in combination with the textbook, through the university's e-learning platform. Lectures are supplemented with laboratory work. The laboratory work is made out of two parts. The first part introduces students to assembly language, where lab sessions are carried out using simulators. The second part concerns the operation of specific hardware components examined with the use of FPGA boards.		

Bibliography	Hardware/Software Interface Reference:	rtin, Logic and Computer Design	
Assessment	The assessment of the course includes two tests with problem solving questions, two assignments with problem solving and design questions and a final exam with problem solving and design open questions. The laboratory work assessment is based on the students' lab reports. The weights for each assessment component are:		
	Assignments	0%	
	• Tests: 3	0%	
	Laboratory Work: 20	0%	
	Final Exam 4	0%	
Language	English		